Abstract -A novel parallel three-level zero voltage switching (ZVS) DC converter is presented for medium voltage applications. The proposed converter includes three sub-circuits connected in parallel with the same power switches to share load current and reduce the current stress of passive components at the output side. Thus, the size of the output chokes is reduced and the switch counts in the proposed converter are less that in the conventional parallel three-level DC/DC converter. Each sub-circuit combines one half-bridge converter and one three-level converter. The transformer secondary windings of these two converters are connected in series in order to reduce the size of output inductor. Due to the three-level circuit topology, the voltage stress of power switches is equal to V in /2. Based on the resonant behavior by the output capacitance of power switches and the leakage inductance (or external inductance) at the transition interval, each switch can be turned on under ZVS. Finally, experiments based on a 2 kW prototype are provided to verify the performance of the proposed converter.
Introduction
Three-level PWM converters/inverters [1] [2] [3] have been presented for medium voltage applications by using low voltage stress devices such as reactive power compensator, active power filters, AC motor drives and renewable energy conversion systems. Three-phase SMPS systems are normally used for medium power applications such as modern cloud power units. In order to meet the power quality demand, three-phase power factor correctors with one, four or six power switches have been proposed for past twenty years. Basically power factor correctors are based on boost type voltage conversion. The DC bus voltage after three-phase power factor corrector is higher than 750V for three-phase 380/480V voltage. In order to realize the low size, light weight and high circuit efficiency SMPS, three-level converters with zero voltage switching (ZVS) or zero current switching (ZCS) at the desired load range have been proposed in [4] [5] [6] [7] [8] [9] [10] . Three-level converters with auxiliary circuits [11] [12] have been proposed to extend ZVS operation range. However, the design procedure of the auxiliary circuit is very complicated to derive the component parameters of auxiliary circuit. Series resonant converters [13] [14] [15] [16] with variable switching frequency have been presented to control output voltage with high circuit efficiency. However, the resonant converters have a wider range of switching frequency from light load to full load. Thus, the magnetic components are very difficult to be designed at the optimal condition.
A new parallel ZVS converter is proposed to reduce the switch counts and decrease the output ripple current. In the proposed converter, three DC sub-circuits with the same MOSFETs are connected in parallel to reduce the switch counts and decrease the current stress of the transformer windings, rectifier diodes and output inductors. In each sub-circuit, one half-bridge converter and one three-level converter are adopted at high voltage side to limit the voltage stress of power switches at V in /2. The transformer secondary windings of two converters are connected in series at low voltage side so that the voltage across the output inductors is reduced and the output inductor ripple current is decreased compared with that in conventional three-level converter. The output capacitor of active switches and resonant inductor are resonant at the transition interval and MOSFETs can be turned on under ZVS. Finally, experiments with a laboratory prototype are provided to demonstrate the circuit performance.
Circuit Configuration
The circuit configurations of conventional half-bridge and full-bridge converters with 400V input voltage are shown in Figs. 1(a) and Fig. 1(b) respectively for singlephase switching mode power supplies. The phase-shift PWM scheme is normally used in full-bridge DC/DC converter to regulate output voltage and realize ZVS turnon for all power switches. For three-phase industry power converters, the DC bus after the three-phase power factor corrector is normally equal to between 750 V and 800 V.
Thus, three-level DC/DC converter with ZVS turn-on is proposed in Fig. 1(c) to reduce the voltage stress of switches at V in /2. It is clear that two voltage levels, namely, V in /(2n) and 0, are observed at the rectified voltage v rect . If the voltage variation across the output inductor is decreased, then the current ripple on the output inductor is reduced. Therefore, one more half-bridge converter is added to the conventional three-level DC converter as shown in Fig. 1(c) to reduce the current ripple and voltage variation on the output inductor. The voltage stress of 2 and L r2 operate as an uncontrolled half-bridge converter. The secondary windings of T 1 and T 2 are connected in series so that two voltage levels, V in /(2n 1 )+V in /(4n 2 ) and V in /(4n 2 ), are generated on the rectified voltage v rect . Therefore, the lower ripple current of output inductor is obtained due to lower voltage across the output inductor compared with the conventional three-level DC converter as shown in Fig.  1(c) . For high current applications, the parallel DC converters were normally adopted in industry power converters. These solutions increase the circuit components and will reduce the circuit reliability. Fig. 2 gives the circuit configuration of the proposed ZVS converter. The voltage stress of all switches is equal to V in /2. The input DC bus voltage V in is obtained from a three-phase AC/DC converter with power factor correction (PFC). The high DC bus voltage V in is normally equal to 750V or 800V for a three-phase 380V rms /480V rms AC/DC converter. C in1 and C in2 are input split capacitances to obtain the equal voltages V C1 =V C2 
, L r1a and T 1a are the basic three-level PWM converter. Three voltage levels V in , V in /2 and 0 are generated on the AC terminal voltage v ab . The average voltage of C 1a equals V in /2 so that three voltage levels V in /2, 0 and − V in /2 are generated on the primary side of T 1a and inductor L r1a . The 
Operation Principle
The operation principle and circuit analysis are discussed in this section. In order to simplify the system analysis, the following are assumptions in the proposed converter.
(1) Diodes D 1 − D 6 and clamped diodes D a − D b are ideal, (2) MOSFETs S 1 − S 4 are ideal except for the internal anti-parallel diode of it and the output capacitors
Turns ratio of T 1a − T 3a is n and turns ratio of
C o is large enough to be considered as a constant output voltage, (8) The energy stored in the resonant inductances is greater than the energy stored in the resonant capacitances so that the ZVS turn-on of all switches can be achieved.
Based on the on/off states of
, there are ten operation modes in each switching period. Fig.  3 shows the main key waveforms in the proposed converter in every switching cycle. However, the operation modes in the second half cycle are symmetry with respectively to the operation modes in the first half cycle. Thus, only first five modes are discussed and their topological states are given in Fig. 4 
At t 2 , C r1 is charged to V in /2 and C r4 is discharged to zero 
At time t 4 , C r3 is discharged to zero voltage. The time interval in mode 4 is given as: 
The current slopes of D 1 , D 4 and D 6 are expressed as:
In the same manner, the current slope of D 2 , D 3 and D 5 are given as:
From (7) and (8) 
where T s and f s are the switching period and switching frequency, respectively.
Circuit Characteristics
To simplify the discussions of the circuit characteristics, the charge and discharge time of S 1 − S 4 (11) where V f is the voltage drop on diode D 1 − D 6 , and d is the duty ratio of the AC side voltages v ac and v ce when S 1 and S 2 are conducting. In steady state, the average inductor currents are balanced
The maximum and minimum inductor currents i Lo,max and i Lo,min of L o1 − L o3 can be given as:
Since the average currents of C r1a − C r2b are zero and the average magnetizing currents of T 1a − T 3b are zero, the magnetizing ripple currents can be obtained in mode 1. 
The voltage stress of S 1 − S 4 equals V in /2. In mode 2, the inductor currents i Lr1a (t 1 ), i Lr2a (t 1 ) and i Lr3a (t 1 ) are expressed as: Based on (1), (18) and (19), the necessary resonant inductance L ra is given in (20) to achieve ZVS turn-on for S 1 and S 4 . 
inductance L rb is given in (25) to achieve ZVS turn-on for S 2 and S 3 . 
Experimental Results
In 
Conclusion
This paper presents a new ZVS DC/DC converter with three sub-circuits for high input voltage and high load current applications. The proposed converter has the features of ZVS turn-on of power switches from 30% load to full load, low current stress of rectifier diodes and magnetic components and low voltage stress of MOSFETs. Three-level diode clamped circuit is adopted to limit the voltage stress of power MOSFETs at one-half of input voltage and two flying capacitors are used to balance input split capacitor voltages. For high load current applications, three circuit cells with the same power switches are used and connected in parallel at low voltage side to reduce current stress of transformer windings, rectifier diodes and output inductors. Each circuit cell has one half-bridge converter and one three-level converter. The transformer secondary windings of two converters are connected in series to reduce output inductor voltage so that output inductor current ripple is reduced compared with that in the conventional three-level PWM converter. Based on the resonant behavior at the transition interval, all MOSFETs can be turned on under ZVS at the designed load ranges. Thus, the conduction losses on MOSFETs can be reduced. Two center-tapped rectifiers are used at the secondary side to have only one diode conduction loss. The main contributions of the proposed converter are low output inductor current ripple, less switch counts and low switching losses compared with the conventional parallel three-level DC/DC converter. Finally, experiments are provided to demonstrate the circuit performance.
